Compact BVH Storage for Ray Tracing and Photon Mapping

Bartosz Fabianowski and John Dingliana
GV2 Group, Trinity College, Dublin, Ireland

Abstract

The bounding volume hierarchy (BVH) is becoming an increasingly popular spatial index in high-performance ray tracing [WMH*07]. Specifically, binary hierarchies of axis-aligned bounding boxes are used. We present a compact representation that eliminates redundant information, storing the same BVH nodes in 43%–50% less memory. Algorithms are described that allow the compact representation to efficiently be traversed. We demonstrate and analyze the application to ray tracing and photon mapping on NVidia’s CUDA platform [NVI09b], an example of the emerging trend toward manycore architectures. In both cases, memory and bandwidth requirements are reduced. For photon mapping, a significant speed-up is obtained.

Categories and Subject Descriptors (according to ACM CCS): I.3.6 [Computer Graphics]: Methodology and Techniques—Graphics data structures and data types I.3.7 [Computer Graphics]: Three-Dimensional Graphics and Realism—Raytracing

1. Introduction

Ray tracing [Whi80] and photon mapping [Jen96] make extensive use of geometric searches to locate visible surfaces and incident illumination. By building a hierarchical spatial index, the complexity of such searches can be reduced from $O(n)$ to $O(\log n)$. In ray tracing, bounding volume hierarchies (BVHs) [RW80] are gaining popularity, supplementing kd-trees [Ben75] as the indexing method of choice [WMH*07] due to their ability to accommodate dynamic scene changes [LYT06]. Photon mapping, traditionally based on kd-trees, has also recently been shown to efficiently work with BVHs [FD09].

While the term BVH can refer to any hierarchy of arbitrary bounding volumes, in the context of ray tracing, it has become virtually synonymous with a binary hierarchy of axis-aligned bounding boxes (AABBs) [WMH*07]. In this paper, BVH always refers to a binary hierarchy of AABBs. Such a BVH requires less memory than a kd-tree [GPSS97] but still constitutes an overhead over storing only raw data.

We propose a method that reduces the BVH’s memory footprint by 43%–50% while eliminating only redundant information. The lower storage requirements translate into fewer memory reads while searching through the BVH. We demonstrate the effects of this on NVidia’s CUDA platform [NVI09b] where main memory accesses suffer from high latency. Ray-tracing is accelerated slightly, photon mapping significantly by our BVH representation.

2. Related work

Hierarchical spatial indexes can significantly speed up geometric searches. As the index is recursively traversed from its root, any node falling outside the query domain may be safely ignored along with its children. An acceleration is obtained if traversal is cheap and culls away large subsets of data. For ray tracing, indexes built according to the surface area heuristic (SAH) [MB90] are highly successful.

An index may partition space or objects. Space partitioning using kd-trees has long been the preferred method for ray tracing. The simplicity of kd-tree traversal enabled real-time ray tracing on clusters of PCs [WSBW01] and in CUDA [BAGJ08]. Kd-trees, however, cannot adapt to dynamic changes [WMH*07]. This has led to a renewed interest in object subdivision using BVHs. Initially proposed as a hierarchy of oriented bounding boxes [RW80], BVHs are now virtually synonymous with binary trees of axis-aligned bounding boxes (AABBs). A BVH can efficiently be refitted or partially rebuilt when the scene changes [LYT06, WBS07] and requires less memory than a kd-tree.

Aiming to combine the simple traversal of kd-trees with the lower memory requirements of BVHs, several authors...
have proposed hybrid indexing structures. Bounding interval hierarchies (BIHs) [WK06], H-trees [HH06] and B-kd-trees [WMS06] follow the same basic idea: Instead of storing the full bounding box of each child, only the bounding planes for a single splitting axis are recorded. Traversal is similar to a kd-tree but refitting and selective rebuilding are possible as sibling nodes may now overlap. Memory requirements are lower than those of a BVH. The main disadvantage is a looser bounding of space. To improve tightness, H-trees contain interspersed AABB nodes cutting off excessive empty space; the single slab hierarchy [EMW08] allows the planes recorded for sibling nodes to lie on different axes; ray-strips [LYM07] and ReduceM [LYTM08] combine a tightly fitting BVH over triangle strips with more lightweight BIHs inside the strips.

BVH memory requirements can significantly be reduced without such fundamental changes to the indexing structure. By reordering the nodes to implicitly encode the hierarchy, some [SM98] or all [CSE06] child pointers are eliminated. If leaves contain small numbers of elements, it may be more efficient to store inner nodes only and visit all elements when their parent node is traversed [FM86]. A quantized, lower precision encoding of node bounds relative to their parent [Mah05, CSE06] reduces the memory footprint at the cost of introducing conversion operations during traversal. These techniques are also proposed in the context of BVHs for collision detection [Ter01] and coordinate quantization is used with kd-trees as well [WMS06]. Further savings in storage space are possible by applying a compression algorithm to the BVH [KMKY09], allowing very large models to be processed but incurring a decompression cost.

On previous computer generations, BVH traversal may be dominated by the cost of floating point operations. When a ray’s entry point into a node is sought, intersections with the three back-facing bounding planes are irrelevant and may be skipped [Woo90]. For both entry and exit point, intersecting the ray with bounding planes coinciding with the bounds of a parent node is redundant and can be omitted [ST94]. Neither technique provides a reduction in memory footprint or a speed-up on current hardware with fast floating point units.

The motivation for our work is photon mapping. In this algorithm, photons emitted by the light sources are traced through the scene and their hit points recorded in the photon map, a balanced kd-tree [Jen96] or one built according to the voxel volume heuristic [WGS04]. Illumination at a visible surface point is computed by locating the \( k \) nearest hits and summing their contributions.

We assign each photon hit a contribution radius during the tracing phase instead [FD09], using a combination of photon path densities [HHK99] and photon differentials [SFES07]. When computing illumination, not the \( k \) nearest photon hits but all those whose contribution radii overlap the visible point are sought. As every photon hit’s region of contribution is precisely known, the kd-tree can be replaced with a tight BVH. We employ a fast linear BVH build method originally proposed for ray tracing [LGS97].

Our target platform is CUDA [NV19], a manycore architecture built on current NVIDIA GPU hardware. High computational speed is provided but memory is scarce and slow. Each main memory access carries a latency of approximately 400 cycles with only minimal caching if it is accessed through the GPU’s texturing units [NV19]. A BVH representation is therefore needed that has a low memory footprint and requires few reads during traversal.

3. BVH and hybrid structures

In a naïve BVH representation, each node holds six floating point values representing axis-aligned bounding planes and either two child pointers (inner node) or an element pointer and an element count (leaf node). Using 32-bit floating point numbers and pointers, this corresponds to 32 bytes per node. Replacing the pointers with 32-bit indexes yields the same size but allows a few bits to be stolen for bitmasks, as done extensively in more compact representations.

Marking the last element in a leaf instead of storing an element count enables two optimizations. If leaf bounding boxes are not to be recorded [FM86], leaf nodes can be omitted, storing their element index in the parent instead. Alternatively, one of the two child indices may be eliminated by allocating sibling nodes together and referencing both with a single index [SM98], leading to a node size of 28 bytes. Replacing the 32-bit floating point bounds with quantized values allows for a further reduction in node size to 20 bytes [Ter01] or even just 12 bytes [Mah05].

In the single slab hierarchy [EMW08], only one bounding plane instead of six is stored per node, leading to a size of 8 bytes. The H-tree [HH06] uses nodes of varying types, each occupying either 16 or 32 bytes. BIH [WK06] and B-kd-tree [WMS06] have a different storage organization, recording both children’s bounds in the parent node. The BIH uses one plane per child, translating into 12-byte nodes. In the B-kd-tree, each child is bounded by two planes with 22-bit precision, nodes occupying 16 bytes each.

3.1. Ray tracing traversal

The slabs test [KK86] makes BVH traversal simple and efficient. For each coordinate axis, a node’s two bounding planes enclose an interval \( t \in [a, b] \) of the ray \( \vec{x} = \vec{o} + t \vec{d} \). The intersection \( [a, b] \) of these intervals is the part of the ray that passes through the node (fig. 1, left). If the intervals are disjoint and their intersection is empty, the node is missed (fig. 1, right). For rays of finite length, the intersection is furthermore bounded by \( a \geq 0 \) and \( b \leq h_{max} \).

Algorithm 1 gives a pseudocode implementation. Vectors \( \vec{m} \) and \( \vec{M} \) describe the node’s left and right bounding planes for the three coordinate axes. Where the ray direction has
The BIH and the B-kd-tree, which store child bounding planes at their parent, obtain intervals \([a_l, b_l]\) and \([a_r, b_r]\) for both children in this way. Having these intervals available at the parent allows children missed by the ray to be skipped immediately. Additionally, children can be visited in the actual order of their entry points \(a_l\) and \(a_r\). By performing the slabs test for two sibling nodes together, the same effect can be achieved for BVHs [AL09].

### 3.2. Photon mapping traversal
The aim of a BVH photon map traversal is to find the photon hits that overlap a query point \(\vec{p}\) [FD09]. To determine whether a node’s children are to be visited, the position of \(\vec{p}\) relative to the bounds \(\vec{m}, \vec{M}\) is computed (alg. 2). If \(\vec{p}\) lies inside the node, both children are visited, one immediately and the other by pushing its index onto the stack. Traversal order is irrelevant as no further culling can be achieved.

**Algorithm 2** Photon map test for point \(\vec{p}\) and node \((\vec{m}, \vec{M})\)

```plaintext
1: if \(\vec{m} < \vec{p}\) and
   \(\vec{m} < \vec{p}\) and
   \(\vec{M} > \vec{p}\) and
   \(\vec{M} > \vec{p}\) and
   \(\vec{M} > \vec{p}\) then
2: visit node’s children
3: end if
```

### 4. Compact BVH
We propose a compact BVH representation based on the insight that in a hierarchy of AABBs, each parent bounding plane is inherited by at least one of the children. As we will show, this limits the number of new bounding planes to six when a node’s two children are considered together.

For every coordinate axis, a child may inherit the parent’s left bounding plane, right bounding plane, both or none. The number of bounding planes a node does not inherit from its parent thus varies between zero and six. Considering both children together, however, we observe that whenever one introduces a new bounding plane, the other must inherit the corresponding plane from the parent (see fig. 2 for 2D examples). If it were not to, the second child would either have to extend outside the parent or be entirely interior like its sibling, the parent thus not providing the tightest possible AABB around them. Neither is allowed in a BVH.

Our BVH representation encodes two sibling nodes in 32 bytes: Six 32-bit floating point values \((\vec{m}, \vec{M})\) represent the new minimum and maximum bounding planes for each axis. Two 28-bit indices link to the children of both nodes. A pair of 3-bit masks \((\vec{L}, \vec{L'})\) assigns each new plane to either the left or right child. The final 2 bits mark the children as either
inner nodes or leaves. In the case of a leaf, the 28-bit index points to the first element it contains.

As described in section 3, storing the same information in a traditional BVH requires at least 28 bytes per node (six bounding planes and a child index). By encoding two children in 32 bytes, we reduce BVH storage requirements by 42.8%. It is important to note that no information is lost and bounding tightness maintained. Only redundant information is eliminated. The overall BVH construction process is unaffected and no additional cost is incurred. Only the way in which sibling node pairs are stored in memory is changed.

Whenever both children inherit the same bounding plane from their parent, no new plane is introduced. To maintain constant storage size per node and avoid any special cases, we always allocate 32 bytes for a pair of siblings and store six planes. Should no new plane be introduced, the parent’s bound is simply replicated and assigned to the left child.

4.1. Ray tracing traversal

In our compact representation, inherited bounding planes are not readily available when traversing a node. The slabs test (alg. 1) must be modified to account for this and to compute two intervals \([a_l, b_l], [a_r, b_r]\) for the two children stored together. As with hybrid indexing structures, we maintain the current node index and interval \([a, b]\) during traversal, pushing all three values onto the stack when traversal branches (see section 3.1).

Traversal of a sibling node pair begins by initializing the intervals \([a_l, b_l]\) and \([a_r, b_r]\) to the parent’s \([a, b]\) (alg. 3, lines 1–2). If this was popped off the stack, the intervals are additionally clamped against the ray’s current length \(b_{max}\). For each of the three coordinate axes, values \(t_1\) and \(t_2\) are computed exactly as in the slabs test (alg. 1 and 3, lines 4–5).

Lines 7–8 distribute these interval bounds to the two children. When \(\vec{r}_k = 1\), the stored minimum bounding plane belongs to the left child and \(t_1\) is written to \([t_{l1}, t_{l2}]\). Otherwise, the plane belongs to the right child and \(t_1\) is written to \([t_{r1}, t_{r2}]\). The value of \(t_2\) is analogously copied into \([t_{l2}, t_{l2}]\) or \([t_{r2}, t_{r2}]\).

The child inheriting the parent’s plane is assigned \(\vec{r}_k = -t_3\) instead of \([t_{l1}, t_{l2}]\) and \(\vec{r}_k = t_3\) instead of \([t_{r1}, t_{r2}]\). This value, calculated in line 6, leads to an unbounded interval with the open side where the inherited plane would have been. Ignoring an inherited bound in this way introduces no error as its effect is already contained in the interval \([a, b]\) passed down during traversal. Lines 9–12 are identical to lines 6–7 of the original slabs test, replicated to cover both children. Results are evaluated from line 14 onward, visiting the children for which a non-empty interval has been computed in the order of their entry points \(a_l, a_r\) along the ray.

When popping an interval \([a, b]\) off the stack, we first check whether \(a > b_{max}\). If so, a surface hit has already been found closer to the ray origin than the entry point and the node at the top of the stack can safely be ignored.

Our traversal algorithm performs more operations than the original slabs test but also handles two children at once. Main memory bandwidth is reduced as 32 bytes instead of \(2\times28\) bytes are read per pair of nodes. The conditional statements in lines 7–8 can be expressed using the ternary operator and compiled into branchless code on hardware supporting predicated instructions.

---

**Algorithm 3** Compact BVH slabs test for ray \(\vec{a} + t \cdot \vec{d}\), parent interval \([a, b]\) and child nodes encoded as \(\vec{m}, \vec{M}, \vec{l}, \vec{L}\)

1: \(a_l, a_r \leftarrow a\)
2: \(b_l, b_r \leftarrow \min(b, b_{max})\)
3: for \(k \in \{x, y, z\}\) do
   4:     \(t_1 \leftarrow (\vec{m}_k - \vec{a}_k) / \vec{d}_k\)
   5:     \(t_2 \leftarrow (\vec{M}_k - \vec{a}_k) / \vec{d}_k\)
   6:     \(t_3 \leftarrow \infty / \vec{d}_k\)
   7:     \([t_{l1}, t_{l2}] \leftarrow \text{if } \vec{L}_k \text{ then } (t_1, t_3) \text{ else } (t_3, t_1)\)
   8:     \([t_{r1}, t_{r2}] \leftarrow \text{if } \vec{L}_k \text{ then } (t_2, t_3) \text{ else } (t_3, t_2)\)
   9:     \(a_l \leftarrow \max(a_l, \min(t_{l1}, t_{l2}))\)
  10:     \(b_l \leftarrow \min(b_l, \max(t_{l1}, t_{l2}))\)
  11:     \(a_r \leftarrow \max(a_r, \min(t_{r1}, t_{r2}))\)
  12:     \(b_r \leftarrow \min(b_r, \max(t_{r1}, t_{r2}))\)
 13: end for
14: if \(a_l \leq b_l\) and \(a_r \leq b_r\) then
 15:     visit both children
16: else if \(a_l \leq b_l\) then
 17:     visit left child
18: else if \(a_r \leq b_r\) then
 19:     visit right child
20: end if
4.2. Photon mapping traversal

The main motivation for our work are BVH photon maps. Algorithm 4 illustrates the traversal efficiency of our compact BVH representation in photon mapping. Compared to algorithm 2, only ten additional bitwise operations (six shifts $\ll$, one negation $\neg$, one conjunction $\lor$, two disjunctions $\land$) are necessary to traverse two sibling nodes instead of one.

Line 1 constructs a bitmask $miss$ indicating which of the six bounding planes the query point $\vec{p}$ lies outside. The result of each comparison, when cast into an integer, is either 0 or 1. By shifting these into position, the mask is built without branching. In line 2, a corresponding bitmask $left$ is assembled that indicates whether each of the planes bounds the left or right child. This step is necessary as we store the information in two 3-bit fields $\vec{l}, \vec{L}$ stolen from the child indices.

If $miss$ contains only zeroes, neither of the children is missed and both must be visited (lines 3–4). Otherwise, the query point lies outside at least one of the children. If no bit is set in both $left$ and $miss$, $\vec{p}$ is inside all planes bounding the left child (lines 5–6). Similarly, if no bit is set in both the complement of $left$ and $miss$, $\vec{p}$ is inside the right child (lines 7–8). Should neither case apply, both children are missed.

Algorithm 4 Compact BVH photon map test for query point $\vec{p}$ and child nodes encoded as $\vec{m}, \vec{M}, \vec{l}, \vec{L}$

```plaintext
1: $miss \leftarrow \vec{m}_x \geq \vec{p}_x \ll 5 \lor$
   $\vec{m}_y \geq \vec{p}_y \ll 4 \lor$
   $\vec{m}_z \geq \vec{p}_z \ll 3 \lor$
   $\vec{M}_x \leq \vec{p}_x \ll 2 \lor$
   $\vec{M}_y \leq \vec{p}_y \ll 1 \lor$
   $\vec{M}_z \leq \vec{p}_z$
2: $left \leftarrow \vec{l} \ll 3 \lor \vec{L}$
3: if not $miss$ then
4: visit both children
5: else if not $left \land miss$ then
6: visit left child
7: else if not $\neg left \land miss$ then
8: visit right child
9: end if
```

Contrary to ray tracing traversal (section 4.1), no information other than the node index needs to be pushed on the stack when traversal branches. Whenever algorithm 4 is executed for a pair of sibling nodes, it is already known that the query point $\vec{p}$ lies inside the six planes bounding their parent. For any planes inherited by the children, the corresponding $miss$ bit, if computed or stored, would thus always be zero.

5. Results

We have evaluated our compact BVH representation in the context of both ray tracing and photon mapping, using six scenes of varying complexity (fig. 3). Results are averaged over a flight through each scene, ensuring that the impact of different viewpoints is taken into account. The benchmark platform is CUDA [NVI09b] running on an Nvidia GeForce GTX 280 under GNU/Linux.

5.1. Ray tracing

For ray tracing, we evaluate our BVH representation in a reimplementation of the currently fastest CUDA ray tracer [AL09]. The BVH is built offline, using the SAH [MB90] and early split clipping [EG07] to prevent degradation when large triangles are present. Images are rendered at 1024² resolution with one eye ray and one shadow ray per pixel.

Each ray is traced by an independent thread using a separate traversal stack. As the fast shared memory available in CUDA is too small, stacks are located in slow main memory [BAGJ08]. Persistent threads [AL09] avoid an inefficiency in the GPU’s scheduler, launching only as many threads as are required to saturate the parallel processing units and then fetching rays from a global job queue.

The baseline BVH representation we compare against [AL09] stores and traverses pairs of sibling nodes together. For each pair, $2 \times 6$ bounding planes and two child indices are recorded, occupying 56 bytes. Our representation requires only 32 bytes per node pair, reducing BVH memory usage by 43% (tab. 1, columns 2–3). As noted in section 4, there is no cost overhead for constructing this representation.

By considering sibling nodes in pairs, both representations yield the same traversal order. However, bandwidth requirements differ. Loading a bounding box pair from main memory uses either 56 or 32 bytes. The information is read via the GPU’s texture units, providing a minimal amount of caching [NVI09a]. As a texture read can transfer up to 16 bytes, the baseline needs 4 reads per node pair, our representation only 2. The average bandwidth consumed per pixel for loading BVH nodes is shown in columns 4–5.

When pushing onto or popping off the stack, the baseline needs to transfer only a 4-byte node index. Our BVH representation requires $3 \times 4 = 12$ bytes to be stored, consuming more bandwidth per stack access. However, 12 bytes can still be read or written as a single transaction, incurring main memory latency only once. We find that the baseline attains a small speed-up if the entrypoint is stored on the stack, allowing nodes with $a > b_{\text{max}}$ to be skipped (see section 3.1). The bandwidth figures for stack access in columns 6–7 reflect this use of 8-byte stack entries in the baseline.

Columns 8–9 summarize the difference in bandwidth requirements during BVH traversal. In the final three columns, the resulting frame rates are given. We see a bandwidth reduction of 37% on average, coinciding with a slight increase in frame rate. As BVH traversal is only one component of the rendering algorithm, its potential influence on the overall frame rate is limited. Furthermore, speed-ups may be hampered by one of three effects: The ray tracer is not bandwidth
Table 1: Ray tracing results, memory and bandwidths in bytes: BVH footprints; bandwidth requirements per pixel to read nodes (BVH) and access the stack (Stack) for the baseline (B) and compact (C) BVH representations; frame rates for both.

<table>
<thead>
<tr>
<th>Scene</th>
<th>Triangles</th>
<th>BVH memory</th>
<th>BVH traversal bandwidth per pixel</th>
<th>FPS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Base</td>
<td>Compact</td>
<td>Base</td>
</tr>
<tr>
<td>Wall</td>
<td>30</td>
<td>364</td>
<td>288</td>
<td>489.0</td>
</tr>
<tr>
<td>Ring</td>
<td>138</td>
<td>2576</td>
<td>1472</td>
<td>682.4</td>
</tr>
<tr>
<td>Scene-6</td>
<td>804</td>
<td>16296</td>
<td>9312</td>
<td>1101.6</td>
</tr>
<tr>
<td>Sponza</td>
<td>76107</td>
<td>1314376</td>
<td>751072</td>
<td>2927.9</td>
</tr>
<tr>
<td>Sibenik</td>
<td>76643</td>
<td>1592360</td>
<td>909920</td>
<td>3779.9</td>
</tr>
<tr>
<td>Conference</td>
<td>282755</td>
<td>4181856</td>
<td>2389632</td>
<td>2343.7</td>
</tr>
<tr>
<td>Column</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
</tr>
</tbody>
</table>

If the ray tracer is computation-bound, a more compact BVH representation requiring additional operations to traverse must necessarily make it slower. The advantage is in reduced storage, allowing larger models to be handled. Texture caching may be successful because of our benchmark scenes’ relatively low complexity. With larger models, cache misses become more likely. These will cause a higher number of slow main memory reads with the baseline than with our compact BVH representation. Finally, transferring three 32-bit values to and from the stack should occur in a single transaction. It is unclear whether the CUDA compiler actually issues one or three transactions in this case. If more than one transaction is used, our traversal algorithm incurs the unnecessary penalty of additional latencies.

5.2. Photon mapping

BVH photon maps were the initial motivation for our work. The photon mapping testbed is therefore older, based on an earlier incarnation of our CUDA ray tracer that uses a k-d tree for scene traversal and no persistent threads. Images are rendered at $512^2$ resolution with one eye ray, one specular reflection ray and a shadow ray for each per pixel. At the eye and reflection ray hit points, photon hits are retrieved from a photon map. To highlight traversal performance, photon maps are constructed offline using a linear BVH build method [LGS*09]. As previously demonstrated [FD09], the build can also be done per-frame at interactive rates.

The baseline representation is a classical BVH, storing six bounding planes and a child index for each node. By padding the node size from 28 to 32 bytes, it can more efficiently be loaded using two texture reads. The compact BVH requires 32 bytes per pair of sibling nodes. Photon hit counts and BVH sizes are given in columns 1–3 of table 2. Our representation reduces the BVH memory footprint by nearly 50%.

During each photon map traversal, an average of 344 nodes are visited (column 4). By storing sibling nodes together, our BVH representation significantly reduces the number of stack accesses required for this traversal (columns 5–6). In a classical BVH, an inner node found to contain the query point $\vec{p}$ causes one of its children to be visited immediately, the other pushed onto the stack. With our representation, the children’s bounds are tested immediately. Only if both actually contain $\vec{p}$ is a child pushed onto the stack. Otherwise, traversal proceeds directly with the child that contains $\vec{p}$ or, if neither does, by popping from the stack.

For both BVH representations, only a 4-byte node index needs to be put on the stack. The more compact node storage and lower number of stack accesses translate into bandwidth savings of 53% on average for BVH traversal with our representation (columns 7–10). Columns 11–13 demonstrate that besides reducing storage and bandwidth requirements, rendering speeds are also improved.

Photon map traversal is again only one part of a more complex rendering algorithm. To better illustrate its speed-up, we additionally compare frame rates with photon retrieval disabled. Rays are traced and the photon map is traversed as before. However, the computation of each photon’s actual illumination contribution is omitted. By removing this...
operation’s masking effect, the speed-up in the traversal becomes more apparent, as evidenced by the final column.

6. Conclusions and future work

We have described a new compact representation for binary hierarchies of AABBs, a form of BVHs frequently used in ray tracing [WMH∗07] and recently also introduced for photon mapping [FD09]. By eliminating only redundant information, full bounding tightness is maintained while reducing the BVH’s memory footprint by 43%–50%. BVH construction time is not adversely affected.

We have presented efficient traversal algorithms for ray tracing and photon mapping. Their implementations on a current NVidia GPU show reduced bandwidth requirements over existing BVH representations. The resulting speed-ups are slight for ray tracing and significant for photon mapping. With processing power continuing to increase faster than memory speeds, the lower bandwidth requirements can be expected to have an even more significant impact in the future, translating into larger speed-ups. We plan to reevaluate our traversal algorithms on NVidia’s next generation Fermi GPU architecture [NV109c] when it is released.

Our compact representation reduces the memory occupied by BVH nodes. The data that is indexed by the BVH remains unaffected and retains its full storage and bandwidth requirements. We would like to combine the compact BVH with a more compact representation of actual data, such as ray strips [LYM07], to efficiently visualize larger models.

Early split clipping [EG07] improves the quality of the spatial index. However, it also introduces an additional level of indirection between the BVH nodes and the scene elements. These added references are not compacted in our current representation. In the future, we would also like to investigate their more efficient storage.

Finally, our compact representation can be applied outside of computer graphics. Collision detection is the most prominent field also using binary hierarchies of AABBs [Ter01]. It will be interesting to evaluate the impact of our BVH representation on a high-performance collision detection system.

7. Acknowledgments

The models used are courtesy of Peter Shirley (Scene 6), Marko Dabrovic (Sponza, Sibenik), Anat Grynberg and Greg Ward (Conference Room). We thank the reviewers for their comments and suggestions.

References


Table 2: Photon mapping results, memory and bandwidths in bytes: Number of photon hits; BVH footprints for baseline (B) and compact (C) representations; nodes visited (V) and pushed onto the stack (S); total bandwidth requirements per photon map traversal; frame rates; frame rate difference with photon retrieval disabled.